International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056
Volume: 11 Issue: 04 | Apr 2024
p-ISSN: 2395-0072
www.irjet.net
HDL implementation for real-time image properties adjustments Sri Lakshmi [1], Mery Lavanya [2], Nikhilesh Mohan [3], Naga Pavan [4], Kavya Reddy [5] 1Associate Professor, Dept. Electronics & Communication Engineering, SR Gudlavalleru Engineering College,
Gudlavalleru, Andhra Pradesh, India.
2,3,4,5Undergraduate Students in, Dept. Electronics & Communication Engineering, SR Gudlavalleru Engineering
College, Gudlavalleru, Andhra Pradesh, India. ---------------------------------------------------------------------***---------------------------------------------------------------------
Abstract -
areas. First, it enhances human understanding by improving the interpretation and clarity of visual information in images. Second, it optimizes image data representation for efficient storage, transmission, or tailored use in automated machine perception systems. The basic principle behind any enhancement method is to generate a demonstrably superior result compared to the original image, specifically catering to the requirements of a particular application [3].
Real-time image processing demands high performance that surpasses the capacity of conventional software-based techniques. This paper explores the utilization of FieldProgrammable Gate Arrays (FPGAs) with Verilog HDL to achieve hardware-accelerated image enhancement. Verilog implementation for fundamental image processing operations, including thresholding, contrast adjustment, brightness manipulation, and inversion is being implemented. These operations are fulfilled by performing logical operations on the pixels of the subject image. Compared to software-based approaches, this hardware design offers significant speed advantages due to the parallel processing capabilities of FPGAs. This approach is particularly well-suited for real-time applications where immediate image processing is critical .
There are two main image enhancement methods: spatial domain and frequency domain methods. [4,5] Spatial domain methods directly manipulate the pixels within an image plane, leveraging the image's inherent pixel structure. Frequency domain methods, on the other hand, utilize mathematical transforms to induce enhancements within the image's frequency domain using techniques like the Fourier transform. Some of the earliest and most effective spatial domain techniques involve adjustments to an image's brightness, contrast, or color. These adjustments are often employed to address limitations encountered during image acquisition. For instance, image processing can increase the overall brightness of a target object, revealing previously obscured details, or magnify subtle variations in contrast, allowing for clearer interpretation. As established in various studies, each pixel value is determined solely by its corresponding value at the same position within the image, independent of its neighbors. A function is applied to map the original pixel values to their enhanced counterparts, with functions operating independently of image coordinates being classified as global or homogeneous operations.
Key Words: Image Processing, Verilog HDL, Image Operations
1. INTRODUCTION The ever-increasing demand for high-performance digital signal processing (DSP) applications necessitates the search for efficient scheduling methods. Hardware design languages (HDLs) have emerged as a powerful tool for hardware designers, offering a unique blend of simulation capabilities and real-world hardware implementation [1]. This paper explores the benefits of HDLs, particularly their ability to carefully simulate and test digital circuits, also and incorporates important timing considerations how this functionality translates seamlessly into the DSP field, enabling designers to optimize productivity and maintain hardware availability. In addition, the paper explores the use of Field-Programmable Gate Arrays (FPGAs) in conjunction with HDLs. Using conventional HDLs and traditionally configured, FPGAs provide a flexible, cost-effective hardware platform for implementing DSP algorithms [2]. Verilog HDL and Very High-Speed Integrated Circuits (VHSIC) HDL, the two primary HDLs used for FPGA design, will be covered along with their key characteristics and how they help to streamline the DSP design process.
1.2 Significance of FPGA This paper addresses the limitations of software-based image processing, MATLAB especially its struggle to achieve real-time performance due to sequential processing. FieldProgrammable Gate Arrays (FPGAs) are used and programmed with Verilog HDL to overcome this constraint and obtain the actual evolution time of the image. [6] An alternative approach I being put forward as FPGAs provide greater efficiency by implementing parallel hardware operations, resulting in significant performance gains compared to traditional software approaches Furthermore, Verilog HDL optimization also provides a potentially costeffective solution. This research paves the way for significant advances in real-time imaging, opening the doors for applications in critical areas such as medical imaging, autonomous vehicles and security systems.
1.1 Image Enhancement Operations Image enhancement remains a cornerstone of digital image processing, providing significant value in two key application
© 2024, IRJET
|
Impact Factor value: 8.226
|
ISO 9001:2008 Certified Journal
|
Page 1113