In this paper, slice level optimization is performed on the conventional 6:3 counter and then finally integrated all the
slices to the original one. Slice level optimization corresponds to partition the given circuit in to number of blocks such that final
integration can be done effectively