To meet the requirements of consumers the portable electronic devices are embedded with advanced integrated System
on Chip (SoC) Circuits. The complex SoC’s are power hungry and needs power optimization at various levels of the chip design.
Based on the observation of the power consumption, the optimization has become a real issue, and may also be the limiting
factor of future growth.